03Apr 2019

IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD (AES) FOR HIGH-SECURITY APPLICATIONS.

  • U.G. Student, Department of Electronics and Communication Engineering, SNIST, Telangana, India.
  • Assistant Professor, Department of Electronics and Communication Engineering, SNIST, Telangana, India.
Crossref Cited-by Linking logo
  • Abstract
  • Keywords
  • References
  • Cite This Article as
  • Corresponding Author

Advanced encryption standard is a steganographic algorithm that will be used to protect the confidential data. In this project we use a Symmetric key, i.e. same key expansion algorithm is used for both encryption and decryption. The AES can be programmed in software or built in with hardware implementations (like FPGA). The numbers of rounds that has to be performed depends on the size of the key. As we are using 128-bit key which consists of 10 rounds, this makes more complex to crack the information. As the key size increases, the number of rounds also increases and complexity also increase. So, it plays a major role in high-security applications. This algorithm is used in many high-security applications like Secure socket layer, OFTP, HTTPS, FTPS, SFTP, AS2, WebDAV, Online financial Transactions, E-Business Code.

  1. Ai-Wen Luo, Qing-Ming Yi, Min Shi, ?Design and Implementation of Area-optimized AES Based on FPGA?, 978-1-61284-109-0/11/2011 IEEE.
  2. Yang Jun Ding Jun Li Na GuoYixiong ?FPGA-based design and implementation of reduced AES algorithm,? 978-0-7695-3972-0/2010 IEEE DOI 10.1109/CESCE.2010.123.
  3. Hasamnis, P. Jambhulkar and S. Limaye, ?Implementation of AES as a Custom?, Advanced Computing: An International Journal (ACIJ), vol.3, No.4, July 2012.
  4. WANG Wei,CHENJie,XUFei, ?An Implementation of AES Algorithm Based on FPGA?, 978-1-4673-0024- 7/2012 IEEE.
  5. Amaar, I. Ashour and M. Shiple? Design and Implementation A Compact AES Architecture for FPGA Technology?, World Academy of Science, Engineering and Technology 59 2011.
  6. Daernen and V. Rijrnen, "The Design of Rijndael", Springer-Verlag Berlin Heidelberg, 2002.
  7. Jyrwa and R. Paily, "An Area-Throughput Efficient FPGA imple-mentation of Block Cipher AES algorithm", IEEE International Confer-ence on Advances in Computing, Control, and Telecommunication Tech-nologies, pp. 328-332, 2009.
  8. William Stallings, ? Cryptography and Nework Security?, Third Edition, Pearson Education, 2003.
  9. C. LIBERATORl and J. C. BONADERO ?Aes-128 Cipher. Minimum Area, Low Cost FPGA Implementation?
  10. Singh, ? (2013).? A? study? of? encryption algorithms? (RSA,? DES,? 3DES? and? AES)? for information? security.? International? Journal? of? Computer Applications, 67(19).
  11. RituPahalVikaskumar,?Efficient implementation of aes? International Journal of Advanced Research in Computer Science and Software Engineering, Volume 3, Issue 7, July 2013 ISSN: 2277 128X.
  12. Verilog HDL: A Guide to Digital Design and Synthesis, By Samir Palnitkar.

[Badugu Nikhil Teja, Shweta Helchel, P.Sai Krishna Pratap Reddy and V.Seetha Rama Rao. (2019); IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD (AES) FOR HIGH-SECURITY APPLICATIONS. Int. J. of Adv. Res. 7 (Apr). 498-504] (ISSN 2320-5407). www.journalijar.com

Badugu Nikhil Teja
U.G. Student, Department of Electronics and Communication Engineering, SNIST, Telangana, India

DOI:

Article DOI: 10.21474/IJAR01/8845      
DOI URL: http://dx.doi.org/10.21474/IJAR01/8845

Download Full Paper

Download PDF No. of Downloads: 60 | No. of Views: 245